MM-6394D


A 64MB VME/VME64 Compatible High-Speed CMOS NVRAM

Features
Capacity
CMOS NVRAM: 16, 32, 64, 128MB
Flash Memory: 32, 64, 128, and 256MB
Block Transfer of 256 bytes for VME and 2KB for VME64
Cycle/Access Time CMOS NVRAM: 150/100 nsec Flash memory: 200/150 nsec (read only mode)
Module Selection on 1MB boundaries, switch-selectable
On-board timer provides 1 usec to 16 msec in 1 usec increments for Flash timing requirements
Two on-board redundant, fused lithium or NiCad batteries
Data retention for CMOS
3 years with lithium batteries
4 weeks with rechargeable NiCad batteries
Compatible with VME/VME64 A32/A24/D64/D32/D16/D8 (UAT) (BLT) (MBLT)
Description

A high-speed, dual-port, single card slot, high-density memory module, the MM-6394D provides up to 1GB for VME/VME64/VSB systems. It is intended for high performance applications employing Block Transfer at data rates of 80 MB/sec. It also supports sequential access (BLT/MBLT) of 256/2KB on the VME/VME64 and 1KB on the VSB bus.

The Control Status Register (CSR) is located in the short I/O address space.

Parity generation and checking are provided for each byte; parity status is stored and transmitted via BERR*.

Reliability is ensured by burn-in and running memory diagnostics that check operation for 48 hours while temperature-cycling boards from 0 to 70°C. Also, reliability is backed up by Micro Memory's Lifetime Warranty.

MM-6394D Specifications

bullet

Capacity : 256M, 512M, and 1GB

bullet

Cycle/Access Time (nsec) : Block Transfer (BLT/MBLT)-Write: 100/30
Read: 100/30

bullet

Data Transfer Rate :  VME64: 80 MB/sec, VME/VSB: 40 MB/sec

bullet

Address : 32 bits for VMEbus, 32 bits multiplexed with 32 data bits for the VSB bus

bullet

Data In/Data Out : 8, 16, 32, 64 bits (UAT) for VMEbus, 32-bit slave for VSB bus

bullet

Sequential Access : Block transfer (BLT/MBLT) of 256/2KB, 8KB on the VME/VME64 bus, 8KB on the VSB bus

bullet

Address Modifiers : AM0-AM5 decoded by socketed PLD with the following codes:
A24: 39, 3A, 3D and 3E
A32: 09, 0A, 0D and 0E
A24 with MBLT: 38, 3C
A24 with BLT: 3B, 3F
A32 with BLT: 0B, 0F
with MBLT: 08, 0C

bullet

Parity Checking : Byte-wide parity generation and checking; parity output stored and transmitted via CSR, Write-Wrong parity for diagnostics

bullet

Control Status Register (CSR) : Read/Write, 8 bits wide, jumper-selectable in VME short I/O space (A16) with VMEbus low limit address tracking

bullet

CSR Format :
D0 Enable Parity Out
D1 Write-Wrong Parity
D2 Memory CACHEable for VSB
D6 VMEbus Disable
D7 Parity Error
Others: Don't Care

bullet

Interface : VME Rev D and VSB Rev C

bullet

Modes of Operation : Read, write, read-modify-write, and refresh

bullet

Memory Selection : Two independent memory ports, switch-selectable on 1MB (100000H) boundaries for each port by setting the upper and lower limits of each port through the CSR short I/O address

bullet

Operating Temperature : 0 to 70°C

bullet

Storage Temperature : -40 to +85°C

bullet

Relative Humidity : Up to 95% without condensation

bullet

Power Requirements : 5V @ 3.75AA